Logo
  • Home
  • Research
  • Chip Gallery
  • Members
  • Publications
  • News
  • Contact

Chip Gallery

  • Img

    Process: tsmc 40nm A Full-duplex Front-end with broadband and long-delay spread SIC
    X.Li, Y.H. Huang, F.Yin

  • Img

    Process: tsmc 28nm HPC+ V-band 2x2 Phased-array RX
    K.D. Chu

  • Img

    Process: 16nm FinFET A Dual-Mode V-Band 2/4-Way Non-Uniform Power-Combining PA
    K.D. Chu

  • Img

    Process: tsmc 65nm A Bidirectional Brain Computer Interface with 64-Channel Recording, Resonant Stimulation and Artifact Suppression
    J.P. Uehlin, W.A. Smith, V.R. Pamula, E.P. Pepin

  • Img

    Process: tsmc 40nm Wideband Full Duplex Front-end
    K. Chu; M. Katanbaf; T. Zhang; C. X. Su

  • Img

    Process: tsmc 65nm A Scalable, Highly-Multiplexed Delta-Encoded Digital Feedback ECoG Recording Amplifier
    W.A. Smith, J.P. Uehlin

  • Img

    Process: tsmc 40nm Wideband Full Duplex Front-end
    T. Zhang, A. Najafi, C.X. Su

  • Img

    Process: tsmc 40nm Full Duplex Front-end
    T. Zhang, Y. Chen, C. Huang

  • Img

    Process: GF 28nm Quadrature Generation
    T. Zhang, M. Taghivand

  • Img

    Process: tsmc 65nm High-voltage compliant Neural stimulation
    E. Pepin, D. Micheletti

  • Img

    Process: tsmc 90nm A Fully Integrated, Regulatorless CMOS Power Amplifier for Long-Range Wireless Sensor Communication
    W.Wesson,V.Bhagavatula, K.W.Pang, S.Shin, P.Yang

  • Img

    Process: tsmc 40nm Analysis and Design of a Transformer-Feedback Based Wideband Receiver
    V.Bhagavatula

  • Img

    Process: 55nm CMOS A 12b 200MS/s Frequency Scalable Zero-Crossing Based Pipelined ADC in 55nm CMOS
    Soon-Kyun Shin

  • Img

    Process: tsmc 40nm A compact 24-54 GHz CMOS band-pass distributed amplifier for high fractional bandwidth signal amplification
    V.Bhagavatula

  • Img

    Process: tsmc 40nm An Integrated CMOS Passive Transmitter Leakage Suppression Technique for FDD Radios
    T. Zhang, A.R. Suvarna

  • Img

    Process: 55nm CMOS A 12-bit 200 MS/s Zero-Crossing-Based Pipelined ADC with Early sub-ADC Decision and Output Residue Background Calibration
    Soon-Kyun Shin

  • Img

    Process: tsmc 40nm
    T. Zhang, V. Bhagavatula

  • Img

    Process: tsmc 40nm V. Bhagavatula, T. Zhang, A.R. Suvarna

  • Img

    Process: CMOS 130 nm STMicroelectronics 64 channel ASIC for Silicon Photomultiplier (SiPM) based Positron Emission Tomography (PET) Systems
    S. Dey

  • Img

    Process: tsmc 65 nm CMOS Bidirectional 0-12 V driver for high-impedance neural stimulation electronics
    E. Pepin

University of Washington

© Copyright 2021 FAST Lab. All Rights Reserved.