

# VHDL-AMS Quick Reference



Mentor Graphics web site:

[www.mentor.com](http://www.mentor.com)

Mentor Graphics Support:

North America

Phone: 1-800-547-4303

[www.mentor.com/supportnet](http://www.mentor.com/supportnet)

Worldwide

[www.mentor.com/supportnet/support\\_offices.html](http://www.mentor.com/supportnet/support_offices.html)

IEEE VHDL-AMS 1076.1 is the premier industry standard mixed-signal high-level description language for electronic and multi-domain systems. This short reference describes the principal features of the language. Complete information is contained in the IEEE publication *IEEE Standard VHDL Analog and Mixed-Signal Extensions*, ISBN 0-7381-1640-8, from which this summary is derived.

The left hand column of each table is a general description and the right hand column contains explanations or examples. The following syntax conventions are used:

<b>entity</b>	reserved words	operand {operation operand}	repeated items
[expression]	optional item	identifier { , . . . }	repeated items (dot notation)
letter   digit	alternative selection	::=	production rule

## Design Units

[context_clause]	<b>library</b> DISCIPLINES; <b>use</b> DISCIPLINES.ELECTRICAL_SYSTEMS.all;
<b>entity</b> entity_name is [ <b>generic</b> (parameter_list); ] [port (port_list); ] {declaration_part} <b>begin</b> {passive_concurrent_statement} ] <b>end</b> [entity] [entity_name];	<b>entity</b> comparator is <b>generic</b> (level : REAL := 2.5); <b>port</b> (terminal a, ref : ELECTRICAL; <b>signal</b> d : out BIT); <b>begin</b> <b>assert</b> level > 0.0 <b>report</b> "Level must be > 0.0" <b>severity</b> ERROR; <b>end</b> entity comparator;
[context_clause] <b>architecture</b> architecture_name of entity_name is {declaration_part} <b>begin</b> {simultaneous_statement   concurrent_statement} } <b>end</b> [architecture][architecture_name];	<b>architecture</b> simple of comparator is  <b>quantity</b> v <b>across</b> i <b>through</b> a <b>to</b> ref; <b>begin</b> v == 1.0E6*i; d <= '1' <b>when</b> v'ABOVE(level) <b>else</b> '0'; <b>end</b> architecture simple;
[context_clause] <b>package</b> package_name is declaration { , ... }  <b>end</b> [package] [package_name];  [context_clause] <b>package body</b> package_name is declaration { ,... } <b>end</b> [packagebody] [package_name];	<b>package</b> my_functions is <b>function</b> boolean2bit (b: BOOLEAN) <b>return</b> BIT; <b>end</b> package my_functions;  <b>package body</b> my_functions is <b>function</b> boolean2bit (b:BOOLEAN) <b>return</b> BIT is <b>begin</b> <b>if</b> b= TRUE <b>then</b> <b>return</b> '1'; <b>else</b> <b>return</b> '0'; <b>endif</b> ; <b>end</b> function boolean2bit; <b>end</b> package my_functions;

<pre>context_clause ::= { <b>library</b> library_name_list ; } { <b>use</b> selected_name { , selected_name } ; }  selected_name ::= library_name . package_name . item_name   library_name . package_name . <b>all</b>   library_name . item_name   library_name . <b>all</b></pre>	<pre><b>library</b> IEEE; <b>use</b> IEEE.STD_LOGIC_1164.<b>all</b>;  --implicit context clause at the head of any design unit: <b>library</b> STD, WORK; <b>use</b> STD.STANDARD.<b>all</b>;</pre>
--	---

## Simultaneous Statements

<pre>[label :] expression == expression            [tolerance_aspect];</pre>	<pre>v == res_value * i ; f == m*x'DOT'DOT + k*x <b>tolerance</b> "mechanical_mst";</pre>
<pre>[label :] <b>if</b> condition <b>use</b>   { simultaneous_statement } <b>elsif</b> condition <b>use</b>   { simultaneous_statement } <b>else</b>   { simultaneous_statement } <b>end use</b> [label];</pre>	<pre><b>if</b> vmax = REAL'RIGHT <b>use</b> verr== vin ; <b>elsif</b> vin &gt; vmax    <b>use</b> verr== vmax ; <b>elsif</b> vin &lt; -vmax  <b>use</b> verr== -vmax ; <b>else</b>   verr == vin ; <b>end use</b> ;</pre>
<pre>[label :] <b>case</b> expression <b>use</b>   <b>when</b> choice {   choice } =&gt;     { simultaneous_statement }   { <b>when</b> choice {   choice } =&gt;     { simultaneous_statement } } <b>end case</b> [label];</pre>	<pre><b>case</b> din <b>use</b>   <b>when</b> '0' =&gt; v == ron * i + vlo;   <b>when</b> '1' =&gt; v == ron * i + vhi;   <b>when</b> 'X' =&gt; v == ron * i + vx;   <b>when</b> 'Z' =&gt; v == roff * i + vx; <b>end case</b> ;</pre>
<pre>[label :] <b>procedural</b> [ is ]   { declaration_part } <b>begin</b>   { sequential_statement } <b>end procedural</b> [ label ] ;</pre>	<pre><b>procedural is</b>   variable sum := 0.0 ; <b>begin</b>   <b>for</b> i <b>in</b> inp'RANGE <b>loop</b>     sum := sum + inp(i);   <b>end loop</b>;   outp := sum; <b>end procedural</b> ;</pre>

## Concurrent Statements

<pre>[ process_label :] <b>process</b> [ ( signal_name { , ... } ) ] [ is ]   { process_declaration } <b>begin</b>   { sequential_declaration } <b>end process</b> [ process_label ] ;</pre>	<pre>p1a : <b>process</b> ( a, b ) <b>begin</b>   s &lt;= a <b>xor</b> b; <b>end process</b> p1a;  p1b : <b>process is</b> <b>begin</b>   s &lt;= a <b>xor</b> b;   <b>wait on</b> a, b; <b>end process</b> p1b;</pre>
<pre>[label :] procedure_name            [ ( actual_parameter_list ) ] ;</pre>	<pre>check_up(clk=&gt;phi, data=&gt;enable);</pre>
<pre>[label :] <b>assert</b> boolean_expression            [ <b>report</b> string_expression ]            [ <b>severity</b> severity_level ] ;</pre>	<pre><b>assert</b> not ( res = '1' and eoc = '1' )   <b>report</b> "res and eoc can't be 1 at the same time"   <b>severity</b> WARNING ;</pre>
<pre>[label :] signal_name &lt;= waveform_element [ , waveform_element ] ;</pre>	<pre>y1 &lt;= <b>not</b> a ; y2 &lt;= a <b>after</b> 5 ns ; y3 &lt;= <b>0.0, 1.0 after</b> 250 ns ;</pre>

<b>with</b> expression <b>select</b> signal_name <= [ delay_mechanism ] { waveform <b>when</b> choice {   choice } , } waveform <b>when</b> choice {   choice } ;	<b>with sel select</b> z>=d0 <b>when</b> "00"   "11", d1 <b>when others</b> ;
label : <b>entity</b> entity_name [(architecture_name)] [ <b>generic map</b> (generic_association_list)] [ <b>port map</b> (port_association_list)] ;	res1 : <b>entity</b> resistor (simple) <b>generic map</b> (res_value=> 1.0E3) <b>port map</b> (p => t1, m => t2);
label : [ <b>component</b> ] component_name [ <b>generic map</b> (generic_association_list)] [ <b>port map</b> (port_association_list)] ;	C : flipflop <b>generic map</b> (20 ns) <b>port map</b> (in_1, in_2, out_1, out_2) ;
[label :] <b>break</b> [break_list] [sensitivity_list] [ <b>when</b> condition] ;	<b>break on s when</b> Q > 2.0 ;

## Sequential Statements

[ label :] <b>wait</b> [ <b>on</b> signal_list ] [ <b>until</b> condition ] [ <b>for</b> time_expression ] ;	<b>wait until</b> clk = '1' <b>for</b> 1.2 ns;
[label :] <b>assert</b> boolean_expression [ <b>report</b> string_expression ] [ <b>severity</b> severity_level ] ;	<b>assert</b> res_value >= 100.0 <b>report</b> "res_value is too small" <b>severity</b> ERROR ;
[label :] <b>report</b> string_expression [ <b>severity</b> severity_level ] ;	<b>report</b> "Entering function f1" ;
[label :] signal_name <= waveform_element { , waveform_element } ;	y1 <= <b>not</b> a ; y2 <= '1', '0' <b>after</b> ions ;
[label :] variable_name := expression ;	count := count + 1 ;
[label :] procedure_name [ (actual_parameter_list) ] ;	report_max_and_sum (samples) ;
[label :] <b>if</b> condition <b>then</b> { sequential_statement } { <b>elsif</b> condition <b>then</b> { sequential_statement } } [ <b>else</b> { sequential_statement } ] <b>end if</b> [label] ;	max_ab : <b>if</b> a > b <b>then</b> vmax := a ; <b>else</b> vmax := b ; <b>end if</b> max_ab ;
[label :] <b>case</b> expression <b>is</b> <b>when</b> choice {   choice } => { sequential_statement } { <b>when</b> choice {   choice } => { sequential_statement } } <b>end case</b> [label] ;	<b>case</b> int <b>is</b> <b>when</b> 0 => <b>null</b> ; <b>when</b> 1   2   7 => v := 6; <b>when</b> 3 to 6 => v := 8; <b>when others</b> => v := 0; <b>end case</b> ;
[label :] <b>loop</b> { sequential_statement } <b>end loop</b> [label] ;	L : <b>loop</b> <b>wait until</b> clk = '1'; q <= d <b>after</b> 5 ns ; <b>exit</b> L <b>when</b> NOW > 100 ms ; <b>end loop</b> L;
[label :] <b>while</b> condition <b>loop</b> { sequential_statement } <b>end loop</b> [label] ;	<b>while</b> mpier > 0.0 <b>loop</b> prod := prod * mpcand ; mpier := mpier - 1.0 ; <b>end loop</b> ;

[label :] <b>for</b> identifier <b>in</b> range <b>loop</b> { sequential_statement } <b>end loop</b> [label] ;	<b>for</b> i <b>in</b> 15 <b>downto</b> 0 <b>loop</b> vector(i) := i * 2.0; <b>end loop</b> ;
[label :] <b>break</b> [break_list] [ <b>when</b> condition] ;	<b>break</b> ;

## Object Declarations

<b>constant</b> name_list : type_or_subtype_name := expression ;	<b>constant</b> clk_period : TIME := 20 ns; <b>constant</b> data : BIT_VECTOR:= B"1010_0010" ; <b>constant</b> coeff : REAL_VECTOR := (2.0, 3.1);
[shared] <b>variable</b> name_list : type_or_subtype_name [ := expression ] ;	<b>variable</b> sum : REAL := 0.0 ; <b>variable</b> state_a, state_b : BOOLEAN ;
<b>signal</b> name_list : type_or_subtype_name [ := expression ] ;	signal s : BIT_VECTOR (15 <b>downto</b> 0) ; signal clk : BIT := '1'; signal reset, strobe, enable: <b>BOOLEAN</b> ;
file name_list : file_type [[ open open_kind ] is file_logical_name ] ;	<b>file</b> file4 :TEXT <b>openWRITE_MODE</b> is "intdata";
<b>terminal</b> name_list: nature_name;	<b>terminal</b> t1, t2 : ELECTRICAL ;
<b>quantity</b> name_list : real_type_name [ := expression ] ;	<b>quantity</b> q1, q2 : REAL ; <b>quantity</b> qv : REAL_VECTOR (1 <b>to</b> 4) := (2=>1.0, others => 0.0);
<b>quantity</b> [across_aspect] [through_aspect] terminal_aspect ;  across_aspect ::= name_list [ := expression ] <b>across</b> through_aspect ::= name_list [ := expression ] <b>through</b> terminal_aspect ::= plus_terminal_name [ <b>to</b> minus_terminal_name]	<b>quantity</b> v <b>across</b> i <b>through</b> a <b>to</b> b; <b>quantity</b> vin <b>across</b> inp <b>to</b> ref; <b>quantity</b> vctrl <b>across</b> inp_ctrl; <b>quantity</b> vd <b>across</b> id, ic <b>through</b> anode <b>to</b> cathode;
<b>quantity</b> name_list : real_type_name <b>spectrum</b> magnitude_expr, phase_expr ;	<b>quantity</b> ac: REAL <b>spectrum</b> 1.0, 90.0; <b>quantity</b> ac_in: REAL <b>spectrum</b> 1.0, 0.0;
<b>quantity</b> name_list : real_type_name <b>noise</b> power_expr ;	<b>quantity</b> fl_noise_pow : REAL <b>noise</b> kf*id**af/frequency ;
<b>limit</b> quantity_list : quantity_type <b>with</b> real_expression;	<b>limit</b> v : VOLTAGE <b>with</b> 0.05/cf;

## Component Declaration

<b>component</b> identifier [ is ] [ <b>generic</b> (generic_list) ; ] [ <b>port</b> (port_list) ; ] <b>end component</b> [identifier] ;	<b>component</b> flipflop <b>generic</b> ( JtoQ_delay : TIME) ; <b>port</b> (j, k : <b>in</b> BIT ;q, q_bar : <b>out</b> BIT); <b>end component</b> ;
---	--

## Interface Declarations (Ports)

Interface_signal_declaration ::= [ <b>signal</b> ] name_list : [ <b>in</b>   <b>out</b>   <b>inout</b>   <b>buffer</b> ] type_name [:= static_expression]	<b>signal</b> clk, d: <b>in</b> BIT;
Interface_terminal_declaration ::= <b>terminal</b> name_list : nature_name	<b>terminal</b> p, m : ELECTRICAL;
Interface_quantity_declaration ::= <b>quantity</b> name_list : [ <b>in</b>   <b>out</b> ] real_subtype_name [:= static_expression]	<b>quantity</b> qi : <b>in</b> REAL;
<b>port</b> (interface_declaration { ; interface_declaration } )	<b>port</b> ( <b>signal</b> clk, d: <b>in</b> BIT ; <b>terminal</b> p, m : ELECTRICAL ; <b>quantity</b> qi : <b>in</b> REAL )

## Subprograms

<b>procedure</b> procedure_name [ ( formal_parameter_list ) ] is { declaration_part } <b>begin</b> { sequential_part } <b>end</b> [ <b>procedure</b> ] [ procedure_name ] ;	<b>procedure</b> check_setup ( <b>signal</b> clk, data : <b>in</b> BIT) is <b>begin</b> <b>if</b> clk = '1' <b>then</b> <b>assert</b> data'LAST_EVENT >= 3 ns <b>report</b> "Setup time violation" <b>severity</b> NOTE; <b>end if</b> ; <b>end procedure</b> check_setup ;
[ <b>pure</b>   <b>impure</b> ] <b>function</b> function_name <b>return</b> type   subtype <b>is</b> { declaration_part } <b>begin</b> { sequential_part } <b>end</b> [ <b>function</b> ] [ function_name ] ;	<b>function</b> f1(x1, x2, x3 : BIT) <b>return</b> BIT <b>is</b> <b>variable</b> y : BIT; <b>begin</b> y := ( ( <b>not</b> x1 ) <b>or</b> ( x2 <b>and</b> x3 ) ); <b>return</b> y ; <b>end function</b> f1 ;

## Type and Subtype Declarations

<b>type</b> type_name <b>is</b> type_definition ; type_definition ::= scalar_type_definition    array_type_definition    record_type_definition    access_type_definition   file_type_definition	<b>type</b> INTEGER <b>is range</b> -2147483648 <b>to</b> 2147483647; <b>type</b> REAL <b>is range</b> -1.0E38 <b>to</b> 1.0E38; <b>type</b> word_index <b>is range</b> 31 <b>downto</b> 0 ;  <b>type</b> mstate <b>is</b> (initial, active, reset) ;  <b>type</b> BIT_VECTOR <b>is array</b> (NATURAL range <>) <b>of</b> BIT; <b>type</b> word <b>is array</b> (31 <b>downto</b> 0) <b>of</b> BIT; <b>type</b> truth_table <b>is array</b> (BIT, BIT) <b>of</b> BIT;  <b>type</b> COMPLEX <b>is record</b> RE, IM: REAL ; <b>end record</b> COMPLEX;  <b>type</b> word_index_ptr <b>is access</b> word_index; <b>type</b> TEXT <b>is file of</b> STRING ;
<b>subtype</b> subtype_name <b>is</b> type_name [constraint] [tolerance_aspect] ;	<b>subtype</b> byte_index <b>is</b> INTEGER <b>range</b> 0 <b>to</b> 7 ; <b>subtype</b> VOLTAGE <b>is</b> REAL <b>tolerance</b> "default_voltage" ;

## Nature Declarations

<p><b>nature</b> scalar_nature_name <b>is</b>          type_name <b>across</b>          type_name <b>through</b>          reference_node_name <b>reference</b> ;</p> <p><b>nature</b> array_nature_name <b>is</b>  <b>array</b> (index_range) <b>of</b> nature_name ;</p> <p>subnature_declaration := subnature          identifier <b>is</b> nature_mark          [index_constraint];</p>	<p><b>nature</b> ELECTRICAL <b>is</b>          VOLTAGE <b>across</b>          CURRENT <b>through</b>          ELECTRICAL_REF <b>reference</b>;</p> <p><b>nature</b> ELECTRICAL_VECTOR <b>is</b>  <b>array</b> (NATURAL range&lt;&gt;) <b>of</b> ELECTRICAL ;</p> <p><b>subnature</b> ev12 <b>is</b> electrical_vector (11 <b>downto</b> 0);</p>
--	---

## Operators

<p>+ - * / <b>mod rem abs</b> **          = /= &lt; &lt;= &gt; &gt;=</p>	<p>arithmetic operations for integer valued objects          relational operations for integer valued objects</p>
<p>+ - * / <b>abs</b> **          = /= &lt; &lt;= &gt; &gt;=</p>	<p>arithmetic operations for real valued objects          relational operations for real valued objects</p>
<p>+ - * / <b>abs</b>          = /= &lt; &lt;= &gt; &gt;=</p>	<p>arithmetic operations for objects of type TIME          relational operations for objects of type TIME</p>
<p>= /= &lt; &lt;= &gt; &gt;=  <b>and or nand nor xor xnor not</b></p>	<p>relational operations for objects of an enumerated type          logical operations for objects of types BIT and BOOLEAN</p>
<p><b>sll srl sla sra rol ror</b>  <b>&amp;</b></p>	<p>shift and rotate operations for one dimensional arrays          of base types BIT and BOOLEAN          concatenation for one dimensional arrays</p>

## Increasing Precedence of Operators

<p><b>and or nand nor xor xnor</b>          = /= &lt; &lt;= &gt; &gt;=  <b>sll srl sla rol ror</b>          + - <b>&amp;</b>          + - *          / <b>mod rem</b>          ** <b>abs not</b></p>	<p>logical operations          relational operations          shift and rotate operations          adding          sign (unary)          multiplying          miscellaneous</p>
--	---

## Attributes of Types

<p>type_name'LOW          type_name'HIGH          type_name'LEFT          type_name'RIGHT          type_name'POS(x)          type_name'PRED(x)          type_name'SUCC(x)          type_name'VAL(n)          type_name'VALUE(s)          type_name'IMAGE(x)          real_type_name'TOLERANCE</p>	<p>least value          greatest value          leftmost value          rightmost value          position of x in type          value at the position one less than x          value at the position one greater than x          value at position n in type          value in type represented by the string s          string representation of x in type          tolerance group of real_ type_name (string)</p>
---	--

## Attributes of Arrays

array_name'LOW [(n)] array_name'HIGH [(n)] array_name'LEFT [(n)] array_name'RIGHT [(n)] array_name'RANGE [(n)] array_name'REVERSE_RANGE [(n)] array_name'ASCENDING [(n)] array_name'LENGTH [(n)]	least value of [n th] index greatest value of [n th] index leftmost value of [n th] index rightmost value of [n th] index index range of array ([n th] index) index range of array ([n th] index) in reversed direction TRUE, when index range ([n th] index) is ascending number of elements in index range of array ([n th] index)
---	---

## Attributes of Signals

signal_name'DELAYED [(T)] signal_name'STABLE [(T)] signal_name'EVENT signal_name'LAST_EVENT signal_name'LAST_VALUE real_signal_name'RAMP (trise, tfall) real_signal_name'SLEW (up, down)	implicit signal delayed by time T implicit boolean signal (TRUE, when no event for time T) boolean value (TRUE if event in current simulation cycle) time value equal to the time since the last event occurred previous value of the signal before the last change implicit quantity follows the signal with given times implicit quantity follows the signal with given slopes
--	--

## Attributes of Quantities

quantity_name'DOT quantity_name'INTEG quantity_name'DELAYED [(T)] quantity_name'SLEW [(maxrise [,maxfall])] quantity_name'LTF (num , den) quantity_name'ZOH (Tsampl [, init_delay] ) quantity_name'ZTF (num, den, t [,init_del]) quantity_name'ABOVE (level) quantity_name'TOLERANCE	implicit quantity; derivative w.r.t. of quantity_name implicit quantity; integral of quantity_name implicit quantity; quantity_name delayed by T implicit quantity following quantity_name with slope implicit quantity that denotes Laplace transfer function implicit quantity that implements basic sample-and-hold implicit quantity that denotes z-domain transferfunction boolean signal; TRUE, when quantity_name > level string with tolerance group of quantity_name
--	---

## Attributes of Natures and Terminal

nature_name'across nature_name'through terminal_name'reference terminal_name'across	type of the across aspect of the nature type of the through aspect of the nature implicit reference across branch quantity of the terminal implicit contribution through branch quantity
--	---

## Miscellaneous

<b>now</b>	returns current simulation time (TIME or REAL)
<b>frequency</b>	returns current frequency in frequency analysis
<b>DOMAIN</b> possible values: QUIESCENT_DOMAIN, TIME_DOMAIN, FREQUENCY_DOMAIN	signal returns current analysis algorithm
[label:] <b>null</b> ;	statement without an action

label: <b>for</b> parameter_specification <b>generate</b>  [ {block_declarative_item} <b>begin</b> ] { simultaneous_statement   concurrent_statement } <b>end generate</b> [label] ;	<b>c : for i in 1 to 4 generate</b>  q(i)'DOT + a(i)*q(i)==q(i-1); <b>end generate ;</b>
-- comment	comment starts with "--" and goes until end of line
identifier ::= letter {[underline] alphanumeric }	base_type_1
BOOLEAN, BIT, CHARACTER, SEVERITY_LEVEL, INTEGER, NATURAL, POSITIVE, REAL, TIME, DELAY_LENGTH, STRING, BIT_VECTOR, REAL_VECTOR	predefined types in package STANDARD of library STD
LINE, TEXT	predefined types in package TEXTIO of library STD
STD_LOGIC	defined in package STD_LOGIC_1164 of library IEEE
mathematical functions	defined in packages MATH_REAL and MATH_COMPLEX of library IEEE
predefined natures	in packages of library DISCIPLINES and IEEE